0604

1. -----> D ---->  的周期

         |         |

 |-<-  T -<-| 

2. sequential -> timing; combinational -> logic;

3. output can not directly use the input signal 

4. test 2 if one register, .v .sv case para synthesis ; full; unique case in sv